Reliability Verification Lead

Job Details:

Job Description: 

• Development, enablement, and deployment of static EOS (electrical overstress) rule decks for Intel Foundry.
• Basic knowledge of PDK and rule deck development is a must.
• Enablement, Validation and Foundry Certifications of Industry Standard EDA Reliability (EM/IR) tools.
• Collaborate with multiple stakeholders to ensure EOS rules are accurately integrated into the design and deployed with PDK. Perform updates and optimizations to the rule deck to accommodate new technology features.
• Troubleshoot and resolve issues related to EOS ruledeck and EM/IR implementation and execution.
• Communicate effectively with stakeholders to provide updates on progress, challenges, and solutions related to EOS HV and EM/IR checks.
• Ensure reliability by performing high-voltage static checks on schematic designs at both the device and template levels, before it gets deployed to customer.
  Stay updated with industry trends and advancements in VLSI industry precisely in Reliability domain.
• Write good documents for EOS/HV and EM/IR flows and PDK. Train the users and design engineers on EOS/HV and EM/IR flows.
• Self-motivated, strong leadership skills being able to influence across internal and external ecosystem
• Able to work with cross-functional and cross site teams and influence multiple internal and external stakeholders.

Qualifications:

• BTech/BE in EE/CE with 7+ relevant industry experience OR MTech/ME in EE/CE with 5+ relevant industry experience in the following areas:
• Basic Reliability concepts like Electro Migration (EM), IR Drop, Temperature Effects.
  PVT - EM/IR Inter links, Digital Design Sign off expertise/basic knowledge is essential.
• Exposure to minimum of one Digital RV tools in any one major Industry standard EDA Tool (Cadence Voltus/Ansys RHSC) and its working.
• CMOS device physics, process technology and design rules
• Good experience in rule deck development and scripting languages: Python, PERL, TCL
• Good experience in PERC, ERC, SVRF, HV EOS and EM/IR flow methodologies.

          

Job Type:

Experienced Hire

Shift:

Shift 1 (India)

Primary Location: 

India, Bangalore

Additional Locations:

Business group:

As the world's largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support.  Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore’s Law to bring smart, connected devices to every person on Earth.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.