Senior Synthesis Engineer/Lead

Logic Design, Constraints Development and Analysis, Physical Synthesis at Lower Technology nodes(5nm and below), Timing Concepts, Clock Tree Topology, Time budgeting, Low Power and High Performance designs Know-how, Power, Performance, Area, Thermal (PPAT) optimization techniques