Jobs

Engineering - Hardware & Networks

Anywhere in India

Agra

Ahmedabad

Ahmednagar

Ajmer

Aligarh

Amritsar

Asansol

Aurangabad

Bareilly

Belagavi

Bengaluru

Bhavnagar

Bhilai

Bhopal

Bhubaneswar

Bikaner

Chandigarh

Chennai

Coimbatore

Cuttack

Dehradun

Delhi-NCR

Dhanbad

Gorakhpur

Guntur

Guwahati

Gwalior

Hubli

Hyderabad

Indore

Jabalpur

Jaipur

Jalandhar

Jamnagar

Jamshedpur

Jodhpur

Kannur

Kanpur

Kochi

Kolhapur

Kolkata

Kota

Lucknow

Ludhiana

Madurai

Malappuram

Mangalore

Meerut

Mumbai

Mysuru

Nagpur

Nashik

Panipat

Patna

Prayagraj

Puducherry

Pune

Raipur

Rajkot

Ranchi

Saharanpur

Salem

Solapur

Surat

Thiruvananthapuram

Trichy

Udaipur

Ujjain

Vadodara

Varanasi

Vijayawada

Visakhapatnam

Warangal

Admin / Back Office / Computer Operator

Advertising / Communication

Aviation & Aerospace

Banking / Insurance / Financial Services

Beauty, Fitness & Personal Care

Construction & Site Engineering

Consulting

Content, Editorial & Journalism

CSR & Social Service

Customer Support

Data Science & Analytics

Delivery / Driver / Logistics

Domestic Worker

Energy & Mining

Environment Health & Safety

Facility Management

Finance & Accounting

Healthcare / Doctor / Hospital Staff

Human Resources

IT & Information Security

Legal & Regulatory

Maintenance Services

Marketing / Brand / Digital Marketing

Media Production & Entertainment

Operations

Production / Manufacturing / Engineering

Product Management

Project & Program Management

Purchase & Supply Chain

Quality Assurance

Research & Development

Restaurant / Hospitality / Tourism

Retail & eCommerce

Risk Management & Compliance

Sales & BD

Security Services

Shipping & Maritime

Software Engineering

Strategic & Top Management

Tailoring, Apparel & Home Furnishing

Teaching & Training

UX, Design & Architecture

Popular Job Localities

Popular Job Companies

Popular Job Departments

Jobs in Top Cities

Popular Job Type

Start Hiring

Principal Hardware Engineering, SIPI<h4>Company Description</h4>Sandisk understands how people and businesses consume data and we relentlessly innovate to deliver solutions that enable today’s needs and tomorrow’s next big ideas. With a rich history of groundbreaking innovations in Flash and advanced memory technologies, our solutions have become the beating heart of the digital world we’re living in and that we have the power to shape.Sandisk meets people and businesses at the intersection of their aspirations and the moment, enabling them to keep moving and pushing possibility forward. We do this through the balance of our powerhouse manufacturing capabilities and our industry-leading portfolio of products that are recognized globally for innovation, performance and quality.Sandisk has two facilities recognized by the World Economic Forum as part of the Global Lighthouse Network for advanced 4IR innovations. These facilities were also recognized as Sustainability Lighthouses for breakthroughs in efficient operations. With our global reach, we ensure the global supply chain has access to the Flash memory it needs to keep our world moving forward.<h4>Job Description</h4>We are seeking a Principal Hardware Development Engineer to join our innovative team in Bangalore , India. In this l role, you will drive the development of cutting-edge hardware solutions, guiding projects from concept to production.<ul><li>Lead and mentor a team of hardware engineers, fostering innovation and technical excellence</li><li>Develop and implement hardware architecture strategies aligned with product roadmaps</li><li>Oversee the entire hardware development lifecycle, from initial concept to mass production</li><li>Collaborate with cross-functional teams to ensure seamless integration of hardware and software components</li><li>Conduct technical reviews and provide expert guidance on complex hardware design challenges</li><li>Establish and maintain best practices for hardware development processes and methodologies</li><li>Evaluate new technologies and components to enhance product performance and competitiveness</li><li>Manage relationships with key vendors and external partners</li><li>Contribute to intellectual property development and patent applications</li></ul><h4>Qualifications</h4><ul><li>Master's degree in Electrical Engineering or related field with 10+ years of experience in hardware development and leading complex projects</li><li>Advanced knowledge of hardware design principles, PCB design, and high-speed interfaces (e.g., PCIe, UFS, LPDDR)</li><li>Expertise in CAD tools, simulation software, and lab equipment (oscilloscope, TDR, VNA)</li><li>Strong understanding of electrical engineering principles and manufacturing processes</li><li>Proven ability to lead and mentor engineering teams, with excellent project management skills</li><li>Outstanding analytical, problem-solving, communication, and interpersonal skills</li><li>Experience in product lifecycle management and semiconductor/consumer electronics industry preferred</li><li>Ability to adapt to rapidly changing technologies and market demands</li></ul><h4>Additional Information</h4>Sandisk thrives on the power and potential of diversity. As a global company, we believe the most effective way to embrace the diversity of our customers and communities is to mirror it from within. We believe the fusion of various perspectives results in the best outcomes for our employees, our company, our customers, and the world around us. We are committed to an inclusive environment where every individual can thrive through a sense of belonging, respect and contribution.Sandisk is committed to offering opportunities to applicants with disabilities and ensuring all candidates can successfully navigate our careers website and our hiring process. Please contact us at <a href="mailto:jobs.accommodations@sandisk.com">jobs.accommodations@sandisk.com</a> to advise us of your accommodation request. In your email, please include a description of the specific accommodation you are requesting as well as the job title and requisition number of the position for which you are applying.<h4>Experience Level</h4>Senior Level

SanDisk India Device Design Centre Pvt.Ltd

Associate Hardware Engineer

Consultant - Repair Engineer Capgemini is hiring below position:- Designation: Consultant Experience: 4–6 Years Job Skill: Repair Engineer Location: Bengaluru Note: Please mention the Designation while sharing your CV for reference.To apply, please email your CV.

Capgemini

Repair Engineer

Middleware/QNX-Architect The architect will be responsible in formulating the product roadmap for customer projects, work with Product Owners and Business Leaders to define the technical product strategy. The individual will also participate in customer meetings to proactively pitch technical solution from KPIT Adaptive AUTOSAR practice and can grow to becoming a Product owner or Senior Program Manager. Roles &amp; Responsibilites:<ul><li>Do Technical RCA of Problems and Systemic Improvements</li><li>Create Software Architecture and review Project Level Technical workflows</li><li>Do Project Level Technical Impact Analysis of Changes</li><li>Assess and Improve Team Training and Competency</li><li>Review design and performance optimization</li><li>Review estimates of tasks and functions in projects</li><li>Review Technical approach, estimation, technical risks and solution of proposals</li><li>Convert customer requirements to software requirements</li><li>Automate and implement tool chain for quality and productivity improvement</li></ul> RequirementESSENTIAL SKILLS /COMPETENCIES<ul><li>Hands on experience Embedded C / C++ 11/14/17</li><li>Hands on debugging skills using Vector tools like</li><li>Working experience Yocto Linux/QNX or GHS Operating Systems and Hypervisor</li><li>Ethernet/Internet Protocols (TCP/UDP/IP/REST/HTTP etc)/SOME/IP/Service Oriented Architecture</li><li>Linux driver layer and Linux internal architecture</li><li>Good oral and written communication skills</li><li>Basic Knowledge on Microcontroller basics</li></ul> PREFFERED SKILLS /COMPETENCIES<ul><li>Understanding of Adaptive AUTOSAR specifications</li><li>Knowledge in Object Oriented Programming (Design patterns/threading/lambda expressions)</li><li>Understanding UML modeling</li><li>Good Knowledge on ASPICE/ISO26262/MISRA Guidelines</li><li>Experience in configuration management/change management methodologies</li></ul> EXPERIENCE<ul><li>8-12 Years</li></ul>

Kpit Technologies Limited

DevOps Architect

Silicon Validation Engineer <ul><li>Looking for engineers with strong skills in&nbsp;C, Python, post-silicon validation,&nbsp;x86 architecture, and system-level debugging.</li><li>Experience:4-10 Years</li></ul> Interested candidates, please share your resume at: <a rel="noopener noreferrer" href="\&quot;mailto:PrasadKaruturi@Mirafra.com\&quot;" target="_blank">PrasadKaruturi@Mirafra.com</a>.

Mirafra Software Technologies Pvt Ltd

Testing Engineer

CATIA CAA Senior Software Engineer Must to have skills<ul><li>CATIAV5 Functional Knowledge(part/Assembly/Generative shape Design)&nbsp;</li><li>CATIA V5 CAA</li><li>C++, Data structures and Design Patterns&nbsp;</li><li>C# and .Net</li><li>Geometry Concepts</li><li>Git Source code Management</li><li>Agile Tools-JIRA/VersionOne/confluence</li></ul>&nbsp;Good to have skills<ul><li>3DX EKL/VB</li><li>PLM Knowledge (PASS/VPM)</li><li>Ability to create clear and detailed technical documentation for the developed applications and customizations.</li></ul>&nbsp;Other skills<ul><li>Strong analytical and problem-solving abilities to troubleshoot and resolve issues within the CATIA environment.</li><li>Good communication skills for interacting with stakeholders, gathering requirements, and collaborating with team members.</li></ul>&nbsp;&nbsp;Responsibilities:<ul><li>Collaborating with and across Agile teams to design, develop, test, implement, and support technical solutions</li><li>Working as part of a multi-functional agile team including business experts, data analysts, architects</li><li>Being involved in all parts of the product life cycle: idea generation, design, prototyping, planning, development, test, deployment and operations</li><li>Create clean, efficient, and well-documented code following coding standards.</li><li>Create and maintain proper documentation throughout the software development phase.</li><li>Support with technical assistance and serve as an application specialist.</li><li>Advising on necessary software and infrastructure changes and evolution.</li></ul> Total Experience Expected: 02-04 years Qualifications<ul><li>B.Tech</li></ul>

Sopra Steria India Limited

Senior Software Engineer

STA Engineer Skills requried:• In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floorplanning, Power Grid Design, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification, Chip finishing. Should have experience on Physical Design Methodologies and lower technology nodes.• Should have experience on programming in Tcl/Tk/Perl to automate design process and improve efficiency.• Must have hands-on experience on PnR Suite from Synopsys/Cadence (Innovus, ICC2)• Strong experience on Static Timing Analysis (PrimeTime – SI), EM/IR-Drop analysis (PT-PX, Redhawk), Physical Verification (Calibre).• Understanding the practical application of methodologies and Physical Design Tools, Flow Automation and Improvements.• Experience in complex SOC integration, Low Power and High Speed Design and Advanced Physical Verification Techniques. Experience:&nbsp;3-8 Years

Modernize Chip Solutions

Associate Engineer

ISP Silicon Validation Engineer<h4>Minimum qualifications:</h4><ul><li>Bachelor's degree in Computer Science, Electrical Engineering or equivalent practical experience. </li><li>3 years of experience with Computer Architecture.</li><li>Experience with C/C++, Python or Bash.</li></ul> <h4>Preferred qualifications:</h4><ul><li>Master's degree in Computer Science, Electrical Engineering or equivalent practical experience.</li><li>Experience with software development tools, version control, compilers, and build tools.</li><li>Experience with hardware accelerators for camera multimedia systems.</li></ul><h4>About the job</h4>Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.<h4>Responsibilities</h4><ul><li>Develop, and execute software tests to validate ISP blocks and integration.</li><li>Read hardware specifications, identify and develop test cases to run on Field-programmable Gate Array (FPGA) emulation and silicon.</li><li>Develop software test methodologies.</li><li>Support volume production through screening and characterization tests.</li><li>Support power measurements, correlation and debug.</li></ul><h4>Experience Level</h4>Mid Level

Google India Pvt Ltd

Hardware Design Engineer We are looking for talented Hardware Design Engineer to join our team. Experience: 4-9 YearsDescription• Experience in complete hardware design life cycle• Experince in schematic and bom generatin layout co-ordination.• Strong Knowledge of ASPICE for Hardware Engineering (HWE),• Understand EMI/EMC Standards• Knowledge of Standard like Functional Safety (Part-5 Hardware) ISO26262

L&T Technology Services Ltd

Hardware Engineer

Design for Test Engineer Job DescriptionWe are seeking an experienced and highly skilled Senior SOC Design for Test Engineer with a minimum of 5 years of hands-on experience in SOC Design for Test. As a key member of our team, you will play a pivotal role in ensuring the testability, manufacturability, and quality of our cutting-edge System on Chip designs Key Responsibilities<ul><li>Lead and manage SOC Design for Test efforts for complex projects, ensuring the successful execution coverage, manufacturability, and quality plans.</li><li>Develop full chip and block level DFT implementation from the DFx Specifications and product coverage, quality, and manufacturability goals. Define and implement Test controllers at top level and block level, fuse controllers, test clocking strategy, chip I/O test strategy and HSIO test strategy.</li><li>Define JTAG TAP, boundary scan, I/O Test JTAG access, IEEE1687 iJTAG network and instrument design and implementation. Define the Test Interface for each of the P&amp;R IP blocks for Scan, MBIST and other test interfaces.</li><li>Define hierarchical block isolation, Test clocking and On Chip Clock controllers and reset methodology. Define scan and MBIST timing at the top level and block level timing.</li><li>Analyse block level RTL or gates to ensure that scalability and coverage is satisfied as per the design goals. Ensure that DFT is provided to fix the DFT violations to ensure that the design goals are meet.</li><li>Analyse compression requirements for each of the blocks, define Intest and Extest compression requirements and define the requirements for compression engines. Synthesize compression engines for each of the blocks. Create the collaterals for compression for the IPs.</li><li>Block level scan insertion as well as development of the scan wrappers for the blocks. Do scan insertion on the blocks, analyse scan DRC, implement DFT fixes. Create scan protocol files for designs, create scan inserted netlist, create scan definitions as well as scan definition files for PD. Perform ATPG on the scan inserted netlist, analyse DRC and coverage violations.</li><li>Deep knowledge of different scan models Stuck-at, transition test, path-delay, bridging, cell aware, small-delay transition, IDDQ test etc. Ability to analyse coverage for each of the model types.</li><li>Running GLS with or without timing for the scan vectors. Ability to debug the failures and working with timing and PD teams to fix the timing issues.</li><li>Understanding of pattern delivery to the post-silicon test engineering teams. Delivering to the Test engineering the Test pin muxing and other full chip requirements for the Test Engineering Team. Understanding tester requirements and delivering the patterns in the formats that the tester teams needs.</li><li>Implement pattern retargeting. Create grey box models for blocks. Coverage analysis of full chip consolidating Intest and Extest patterns. Knowledge of Top level scan architecture and creating flow to create pattern retargeting.</li><li>Knowledge of Streaming Scan Network and other Top level scan pin sharing and implementing the block to top level pattern generation for this flow.</li><li>Implementing Memory Testing and MBIST. Knowledge of Memory defect models and test algorithms. Knowledge of memory bit mapping and redundancy analysis. Implementing memory repair and fuse sharing among various memory.</li><li>Knowledge of LogicBIST with Test point insertion, X-blocking.</li><li>Full chip DFT delivery for tapeout including but not limited to DFT netlist verification, pattern delivery, Tester requirements.</li><li>Debug DFT patterns post silicon, ability to analyse chain test patterns for failures, scan pattern failures. Analyse MBIST pattern failures, yield and repair debug.</li><li>Ability to perform volume diagnostics on the parts to isolate and improve the patterns.</li></ul> Requirements<ul><li>Bachelor’s degree in computer science, Electrical/Electronics Engineering, or related field. OR master’s degree in computer science, Electrical/Electronics Engineering, or related field. OR PhD in Computer Science, Electrical/Electronics Engineering, or related field.</li><li>5+ years of hands-on experience in SOC Design for Test.</li><li>Expertise in DFT tools and flows in scan intertion, ATPG, GLS simulation, diagnosis flows.</li><li>Prior experience working on IP level and SOC level DFT projects.</li><li>Proficient in DFT tools from Siemens (Tessent), Synopsys DFTmax, Tetramax, Spyglass DFT advisor, Genius DFT, Modus, VCS, Xcelium etc.</li><li>Worked in full chip design or complex IP delivery in the area of DFT.</li><li>Experience in post silicon debug, diagnosis and yield enhancements is a plus.</li></ul>

Eximietas Design

Senior Test Engineer

Staff Engineer, VLSI Design Engineering<h4>Company Description</h4>Sandisk understands how people and businesses consume data and we relentlessly innovate to deliver solutions that enable today’s needs and tomorrow’s next big ideas. With a rich history of groundbreaking innovations in Flash and advanced memory technologies, our solutions have become the beating heart of the digital world we’re living in and that we have the power to shape.Sandisk meets people and businesses at the intersection of their aspirations and the moment, enabling them to keep moving and pushing possibility forward. We do this through the balance of our powerhouse manufacturing capabilities and our industry-leading portfolio of products that are recognized globally for innovation, performance and quality.Sandisk has two facilities recognized by the World Economic Forum as part of the Global Lighthouse Network for advanced 4IR innovations. These facilities were also recognized as Sustainability Lighthouses for breakthroughs in efficient operations. With our global reach, we ensure the global supply chain has access to the Flash memory it needs to keep our world moving forward.<h4>Job Description</h4> Actively contribute to provide Custom Datapath solutions for next generation Memory in advanced CMOS technology nodes.Designing Datapath (custom and/or RTL) Blocks, Full chip Timing Finesim Design closure to meet the specifications and product requirementsWork closely with team and actively participate in technical discussions and reviews.Pro-actively get design issues/problems solved.Contribute to or propose innovative design solutions and design methodologies. <h4>Qualifications</h4><ul><li>Bachelors/Masters degree in Electronics &amp; Telecommunication/Electrical engineering  (VLSI Design)</li><li>Hands-on design knowledge on both Digital custom, Analog &amp; mixed signal design environment.</li><li>4+ years of Experience on IO circuit blocks used in memory products like DDR4, DDR5, LPDDR4, LPDDR5, GDDR5, GDDR6 is desirable.</li><li>NAND Flash Design knowledge is plus</li><li>Familiar with custom design methodology &amp; flow, Calibration, JTAG design requirements, understanding of High-speed IO circuit and Datapath design including  DLL, Rx, Tx and clocking circuits</li><li>Knowledge of High Speed layout guidelines, analog layout techniques, including floor-planning, matching, shielding and parasitic optimization</li><li>Understanding Datapath circuits like pipelining, digital design, STA, fan-out and load estimation, FIFO design etc..</li><li>Familiarity with package/board/Power integrity /signal integrity constraints is a plus.</li><li>Strong communication skills &amp; circuit design knowledge is preferred.</li><li>Tool knowledge: spice tools: finesim, hspice &amp; other flows</li><li>Good automation &amp; scripting knowledge is plus.</li></ul><h4>Additional Information</h4>Sandisk thrives on the power and potential of diversity. As a global company, we believe the most effective way to embrace the diversity of our customers and communities is to mirror it from within. We believe the fusion of various perspectives results in the best outcomes for our employees, our company, our customers, and the world around us. We are committed to an inclusive environment where every individual can thrive through a sense of belonging, respect and contribution.Sandisk is committed to offering opportunities to applicants with disabilities and ensuring all candidates can successfully navigate our careers website and our hiring process. Please contact us at <a href="mailto:jobs.accommodations@sandisk.com">jobs.accommodations@sandisk.com</a> to advise us of your accommodation request. In your email, please include a description of the specific accommodation you are requesting as well as the job title and requisition number of the position for which you are applying. <h4>Experience Level</h4>Senior Level

AI Resume builder

AI Resume checker

AI Cover letter generator

Blog

Engineering - Hardware & Networks Jobs - 1567 Verified Vacancies

Associate Hardware Engineer

Repair Engineer

DevOps Architect

Testing Engineer

Senior Software Engineer

Associate Engineer

Testing Engineer

Hardware Engineer

Senior Test Engineer

Embedded Systems Engineer

Know more about Engineering Hardware Networks Jobs In Gujarat State