IP and Subsystem Validation Engineer

IP and Subsystem Validation Engineer

Job Details:

Job Description: 

The Role and Impact
Join Intel's world-class IP development team as an IP Design Verification Engineer. In this role, you will perform pre-silicon functional verification for cutting-edge IP logic designs, ensuring they meet specification requirements and deliver robust functionality. You will collaborate with architects, RTL developers, and physical design teams to verify complex architectural and microarchitectural features integral to Intel's innovative products. This position offers the opportunity to influence and improve verification methodologies and contribute to delivering high-quality, state-of-the-art technologies that empower digital transformation globally.

Key Responsibilities:
- Develop IP verification plans and build test benches and environments to validate microarchitecture specifications.
- Execute verification plans, define and run system simulation models, and analyze power and timing to uncover potential bugs.
- Debug and replicate issues in the pre-silicon environment, implementing corrective measures to resolve failing tests.
- Collaborate with cross-functional teams to drive verification of advanced architectural features.
- Document test plans and conduct technical reviews with design and architecture teams.
- Maintain and enhance existing functional verification infrastructure and methodologies.
- Define and improve verification infrastructure and techniques required for functional design verification.

Qualifications:

Minimum Qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, or related field, with 4+ years of relevant experience; or Master's degree with 3+ years of relevant experience; or PhD with 0 years of relevant experience.
- Proficiency in System Verilog and Universal Verification Methodology (UVM) or Open Verification Methodology (OVM).
- Experience in developing and debugging IP-level verification environments, including constrained-random stimulus and functional coverage.
- Hands-on expertise in RTL design and validation processes.
- Knowledge of IP validation tools and methodologies.
- Proficiency in scripting languages such as Python, Perl, or Shell.

Preferred Qualifications:
- Experience with protocols and standards such as PCI Express, USB, AMBA (AXI, AHB, etc.), or memory technologies such as DDR, LPDDR, and HBM.
- Ability to interpret technical specifications and implement test plans based on architectural requirements.
- Familiarity with performance, power, and cost optimization considerations.
- Experience in formal verification techniques and System Verilog Assertions (SVA).
- Strong problem-solving, communication, and collaboration skills.

Take this opportunity to be part of a team that drives cutting-edge innovation at Intel. Contribute your expertise to shape the future of technology while growing your career in a dynamic and inclusive environment. Apply today.

          

Job Type:

Experienced Hire

Shift:

Shift 1 (India)

Primary Location: 

India, Bangalore

Additional Locations:

Business group:

At the Data Center Group (DCG), we're committed to delivering exceptional products and delighting our customers. We offer both broad-market Xeon-based solutions and custom x86-based products, ensuring tailored innovation for diverse needs across general-purpose compute, web services, HPC, and AI-accelerated systems. Our charter encompasses defining business strategy and roadmaps, product management, developing ecosystems and business opportunities, delivering strong financial performance, and reinvigorating x86 leadership. Join us as we transform the data center segment through workload driven leadership products and close collaboration with our partners.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.