How much salary can I expect as a Senior Silicon Architect - System Performance in Google India Pvt Ltd in Bengaluru/Bangalore?

You can expect a minimum salary of 0 INR. The salary offered will depend on your skills, experience and performance in the interview.

What is the eligibility criteria to apply for Senior Silicon Architect - System Performance in Google India Pvt Ltd in Bengaluru/Bangalore?

The candidate should have completed the required education and people who have 8 to 31 years are eligible to apply for this job. You can apply for more jobs in Bengaluru/Bangalore to get hired quickly.

Is there any specific skill required for this job?

The candidate should have sound communication skills and sound communication skills for this job.

Who can apply for this job?

Both Male and Female candidates can apply for this job.

Is it a work from home job?

No, it's not a work from home job and can't be done online. You can explore and apply for other work from home jobs in Bengaluru/Bangalore at apna.

Are there any charges or deposits required while applying for the role or while joining?

No work-related deposit needs to be made during your employment with the company.

How can I apply for this job?

Go to the apna app and apply for this job. Click on the apply button and call HR directly to schedule your interview.

What is the last date to apply?

The last date to apply for this job is . For more details, download apna app and find Full Time jobs in Bengaluru/Bangalore . Through apna, you can find jobs in 64 cities across India. Join NOW!

Senior Silicon Architect - System Performance

Google India Pvt Ltd

Senior Silicon Architect - System Performance

Google India Pvt Ltd

Bengaluru/Bangalore

Not disclosed

Work from Office

Full Time

Min. 8 years

Job Description

Senior Silicon Architect, System Performance

Minimum qualifications:

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
8 years of experience in memory system performance (hard real time and soft real time) in pre-silicon phase.
Experience with performance analysis, including software-hardware interaction and bottleneck identification (CPU, GPU, memory bound).
Experience with memory system components like memory management units, bus fabric, coherent fabric, system level cache and memory controller architecture design and sizing.

Preferred qualifications:

Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
Experience with memory system power modeling.
Experience with memory system hard real time analysis and debug.
Experience in power and performance analysis of CPUs, GPUs, TPUs, interconnect fabrics, or memory systems.
Knowledge in one or more of these areas: QoS tuning, bandwidth and latency analysis.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Responsibilities

Optimize memory system performance (hard real time and soft real time) on critical use cases in pre-silicon phase. Create, improve and maintain the real use cases test vectors.
Develop CPU performance and power modeling on real use cases, to support and suggest architecture decisions.
Collaborate with Architect, Verification, Platform/IP design and Software teams to execute performance closure tests. Analyze performance bottleneck and propose optimization solution in pre-silicon phase.
Host the silicon performance correlation.