Technical Lead - ASIC/SoC Coherent Interconnects
Google India Pvt LtdJob Description
Technical Lead, Coherent Interconnects, Silicon
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 15 years of experience with managing the implementation of IP blocks (e.g., Network-on-Chip (NoC) or memory subsystems) through multiple production tape-outs.
- 15 years of experience in Application-Specific Integrated Circuit (ASIC)/SoC design.
- 10 years of experience with computer architecture concepts, including microarchitecture, cache hierarchy, pipelining, and memory subsystems.
Preferred qualifications:
- Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science.
- Experience in implementing snoop filters, distributed caches, and optimizing coherent traffic.
- Ability to analyze performance requirements and drive PPA optimizations in NoC fabrics.
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.Responsibilities
- Drive the multi-year execution of the coherent interconnect roadmap, ensuring technical milestones align with System-on-a-chip (SoC) platform goals.
- Work with SoC and Internet Protocols (IP) architects to co-define the microarchitecture of the coherent fabric, providing design-led insights on topology, routing, flow control, Quality of Service (QoS), and coherency protocols (e.g., Advanced Microcontroller Bus Architecture (AMBA) Coherent Hub Interface (CHI), AXI Coherency Extensions (ACE)).
- Lead the end-to-end IP development process, translating architectural concepts into quality Register-Transfer Level (RTL) specifications and managing the integration of Physical Design (PD) and verification feedback.
- Own the delivery of Power, Performance, and Area (PPA). Implement advanced design techniques to ensure the fabric provides an engaging advantage for Google’s silicon.
Experience Level
Senior LevelJob role
Job requirements
About company
Similar jobs you can apply for
Accounts / Finance
Civil CAD Trainer
A Y Labs
Real Estate Sales
Om Sai Building SolutionsJava Trainer
Techciti Technologies Private Limited
Bike Inspection Executive
Drivex Mobility Private Limited
Head - Admin
Roljobs Technology Services Private LimitedZonal Sales Manager (B2C)
G.K. Vale & CompanyYou can expect a minimum salary of 0 INR. The salary offered will depend on your skills, experience and performance in the interview.
The candidate should have completed the required education and people who have 15 to 31 years are eligible to apply for this job. You can apply for more jobs in Bengaluru/Bangalore to get hired quickly.
The candidate should have sound communication skills and sound communication skills for this job.
Both Male and Female candidates can apply for this job.
No, it's not a work from home job and can't be done online. You can explore and apply for other work from home jobs in Bengaluru/Bangalore at apna.
No work-related deposit needs to be made during your employment with the company.
Go to the apna app and apply for this job. Click on the apply button and call HR directly to schedule your interview.
The last date to apply for this job is . For more details, download apna app and find Full Time jobs in Bengaluru/Bangalore . Through apna, you can find jobs in 64 cities across India. Join NOW!